


## Summary of $\beta$ Instruction Formats


### Operate Class:



OP(Ra,Rb,Rc):       $\text{Reg}[Rc] \leftarrow \text{Reg}[Ra] \text{ op } \text{Reg}[Rb]$

Opcodes: **ADD** (plus), **SUB** (minus), **MUL** (multiply), **DIV** (divided by)  
**AND** (bitwise and), **OR** (bitwise or), **XOR** (bitwise exclusive or), **XNOR** (bitwise exclusive nor),  
**CMPEQ** (equal), **CMPLT** (less than), **CMPLT** (less than or equal) [result = 1 if true, 0 if false]  
**SHL** (left shift), **SHR** (right shift w/o sign extension), **SRA** (right shift w/ sign extension)


Register	Symbol	Usage
R31	R31	Always zero
R30	XP	Exception pointer
R29	SP	Stack pointer
R28	LP	Linkage pointer
R27	BP	Base of frame pointer



OPC(Ra,literal,Rc):       $\text{Reg}[Rc] \leftarrow \text{Reg}[Ra] \text{ op } \text{SEXT}(\text{literal})$

Opcodes: **ADDC** (plus), **SUBC** (minus), **MULC** (multiply), **DIVC** (divided by)  
**ANDC** (bitwise and), **ORC** (bitwise or), **XORC** (bitwise exclusive or), **XNORC** (bitwise exclusive nor)  
**CMPEQC** (equal), **CMPLTC** (less than), **CMPLTC** (less than or equal) [result = 1 if true, 0 if false]  
**SHLC** (left shift), **SHRC** (right shift w/o sign extension), **SRAC** (right shift w/ sign extension)

### Other:



**LD**(Ra,literal,Rc):       $\text{Reg}[Rc] \leftarrow \text{Mem}[\text{Reg}[Ra] + \text{SEXT}(\text{literal})]$   
**ST**(Rc,literal,Ra):       $\text{Mem}[\text{Reg}[Ra] + \text{SEXT}(\text{literal})] \leftarrow \text{Reg}[Rc]$   
**JMP**(Ra,Rc):       $\text{Reg}[Rc] \leftarrow \text{PC} + 4; \text{PC} \leftarrow \text{Reg}[Ra]$   
**BEQ/BF**(Ra,label,Rc):       $\text{Reg}[Rc] \leftarrow \text{PC} + 4; \text{if } \text{Reg}[Ra] = 0 \text{ then } \text{PC} \leftarrow \text{PC} + 4 + 4 * \text{SEXT}(\text{literal})$   
**BNE/BT**(Ra,label,Rc):       $\text{Reg}[Rc] \leftarrow \text{PC} + 4; \text{if } \text{Reg}[Ra] \neq 0 \text{ then } \text{PC} \leftarrow \text{PC} + 4 + 4 * \text{SEXT}(\text{literal})$   
**LDR**(label,Rc):       $\text{Reg}[Rc] \leftarrow \text{Mem}[\text{PC} + 4 + 4 * \text{SEXT}(\text{literal})]$

### Opcode Table: (\*optional opcodes)

2:0	000	001	010	011	100	101	110	111
5:3	000	001	010	011	100	101	110	111
000								
001								
010								
011	<b>LD</b>	<b>ST</b>		<b>JMP</b>	<b>BEQ</b>	<b>BNE</b>		<b>LDR</b>
100	<b>ADD</b>	<b>SUB</b>	<b>MUL*</b>	<b>DIV*</b>	<b>CMPEQ</b>	<b>CMPLT</b>	<b>CMPLT</b>	<b>CMPLT</b>
101	<b>AND</b>	<b>OR</b>	<b>XOR</b>	<b>XNOR</b>	<b>SHL</b>	<b>SHR</b>	<b>SRA</b>	
110	<b>ADDC</b>	<b>SUBC</b>	<b>MULC*</b>	<b>DIVC*</b>	<b>CMPEQC</b>	<b>CMPLTC</b>	<b>CMPLTC</b>	<b>CMPLTC</b>
111	<b>ANDC</b>	<b>ORC</b>	<b>XORC</b>	<b>XNORC</b>	<b>SHLC</b>	<b>SHRC</b>	<b>SRAC</b>	